

2017 Silicon Nanoelectronics Workshop

June 4 – 5, 2017

Rihga Royal Hotel Kyoto, Kyoto, Japan

Table of contents

Sunday, June 4, 2017

8:30 **Opening remarks**
Kazuhiko Endo, *AIST*

Session 1: Plenary and tunnel devices

8:40 1-1 **[Plenary] Integrated III-V Nanoelectronic Devices on Si**
Heike Riel
IBM Research, Switzerland

9:10 1-2 **The Guideline on Designing Face-tunneling FET for Large-scale-device Applications in IoT**
E. R. Hsieh¹, J. W. Lee², M. H. Lee², and Steve S. Chung¹
¹Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, ²Institute of Electro-Optical Science and Technology, National Taiwan Normal University

9:30 1-3 **Co-dopants induced Tunnel-Current Enhancement and Their Interaction in Silicon Nano Tunnel diode**
Manoharan Muruganathan¹, Daniel Moraru², Michiharu Tabe², Hiroshi Mizuta¹
¹School of Materials Science, Japan Advanced Institute of Science and Technology, ²Research Institute of Electronics, Shizuoka University

9:50 1-4 **Negative Capacitance Tunnel FETs: Experimental Demonstration of Outstanding Simultaneous Boosting of On-current, Transconductance, Overdrive, and Swing**
A. Saeidi¹, F. Jazaeri², I. Stolichnov¹, G. V. Luong³, Q. T. Zhao³, S. Mantl³, and Adrian M. Ionescu¹
¹Nanoelectronic Devices Laboratory, EPFL, ²Integrated Circuits Laboratory, EPFL, ³Peter Grünberg Institut 9 (PGI-9)

10:10 1-5 **A Study on W Vacancy Defect in Mono-layer Transition-Metal Dichalcogenide (TMD) TFETs through Systematic Ab initio Calculations**
Jixuan Wu^{1,2}, Zhiqiang Fan², Jiezhi Chen¹, Xiangwei Jiang²
¹*School of Information Science and Engineering, Shandong University,*
²*Institute of Semiconductors, Chinese Academy of Sciences*

10:30 Break

Session 2: Modeling and characterization of advanced devices

10:50 2-1 **High Performance Ge pMOSFETs with Simultaneous Mobility $\sim 412\text{cm}^2/\text{V}\cdot\text{s}$, EOT $\sim 0.5\text{ nm}$, $I_{\text{ON}}/I_{\text{OFF}} \sim 10^5$, Gate Leakage $\sim 10^{-4}\text{ A}/\text{cm}^2$ by Modulating Interfacial Layer using Oxygen Deficient HfO_x**
Shih-Han Yi, Jiayi Huang, Chia-Wei Hsu, Tzung-Yu Wu, Dun-Bao Ruan and Kuei-Shu Chang-Liao
Department of Engineering and System Science, National Tsing Hua University

11:10 2-2 **Carrier-Separated Equivalent Circuit Modeling for Steep Subthreshold Slope PN-Body Tied SOI FET**
Daiki Ueda, Kiyoshi Takeuchi, Masaharu Kobayashi, and Toshiro Hiramoto
Institute of Industrial Science, The University of Tokyo

11:30 2-3 **Investigations on Dynamic Characteristics of Ferroelectric HfO_2 Based on Multi-Domain Interaction Model**
Kyungmin Jang, Nozomu Ueyama, Masaharu Kobayashi, and Toshiro Hiramoto
Institute of Industrial Science, The University of Tokyo

11:50 2-4 **Coincident Increment of Ferroelectricity and Leakage Current Emerged in Metal-Composition-Controlled Hf-Zr-O system**
Shinji Migita¹, Hiroyuki Ota¹, Hiroyuki Yamada¹, Akihito Sawa¹, and Akira Toriumi²
¹*AIST,* ²*The University of Tokyo*

12:10 2-5 **Uniformity Improvement of SiNx-based Resistive Switching Memory by Suppressed Internal Overshoot Current**
Min-Hwi Kim¹, Sungjun Kim¹, Suhyun Bang¹, Tae-Hyeon Kim¹, Dong Keun Lee¹, Seongjae Cho², Jong-Ho Lee¹, and Byung-Gook Park¹
¹*Inter-University Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering,* ²*Department of Electronic Engineering, Gachon University*

12:30 Lunch

Session 3: Physics of atomistic devices

- 14:00 3-1 **[Invited] Ultimate Single Electronics with Silicon Nanowire MOSFETs**
Akira Fujiwara, Katsuhiko Nishiguchi, Gento Yamahata, and Kensaku Chida
NTT Basic Research Laboratories
- 14:30 3-2 **Electron Spin Relaxation of Single Phosphorus Donors and Donor Clusters in Atomically Engineered Silicon Devices**
Bent Weber^{1,2}, Yu-Ling Hsueh², Thomas F. Watson¹, Ruoyu Li,⁴ Alexander R. Hamilton⁴, Lloyd C. L. Hollenberg⁵, Rajib Rahman³, and Michelle Y. Simmons²
¹Centre for Quantum Computation and Communication Technology, School of Physics, The University of New South Wales, ²School of Physics & Astronomy, Monash University, ³Network for Computational Nanotechnology, Purdue University, ⁴School of Physics, The University of New South Wales, ⁵Center for Quantum, Computation and Communication Technology, School of Physics, University of Melbourne
- 14:50 3-3 **Probing the Impact of Donor Quantum Dots with High-Bias Stability Diagrams in Selectively-Doped Si Nanoscale Transistors**
A. Afiff^{1,3}, A. Samanta², T. Hasan¹, A. Udhiarto³, D. Hartanto³, H. Sudibyo³, M. Tabe¹ and D. Moraru¹
¹Research Institute of Electronics, Shizuoka University, ²Indian Institute of Technology (IIT), ³Faculty of Engineering, Universitas Indonesia
- 15:10 3-4 **Inter-band Tunneling Mechanisms via Dopant-induced Energy States**
G. Prabhudesai¹, G. Greeshma¹, M. Shibuya¹, M. Manoharan², H. Mizuta², M. Tabe¹, and D. Moraru¹
¹Research Institute of Electronics, Shizuoka University, ²School of Materials Science, Japan Advanced Institute of Science and Technology
- 15:30 3-5 **Sensitive Detection of Holes Generated by Impact Ionization in Silicon**
H. Firdaus¹, M. Hori¹, Y. Takahashi², A. Fujiwara³, Y. Ono¹
¹Research Institute of Electronics, Shizuoka University, ²Graduate School of Information Science and Technology, Hokkaido University, ³NTT Basic Research Laboratories
- 15:50 Break

Session 4: Variability and process control

16:00 4-1 **Suppressed Fin-LER Induced Variability in Negative Capacitance FinFETs**

Ho-Pei Lee and Pin Su

Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University

16:20 4-2 **Characteristics Variability of Gate-All-Around Polycrystalline Silicon Nanowire Transistors with Width of 10nm Scale**

Ki-Hyun Jang¹, Takuya Saraya¹, Masaharu Kobayashi¹, Naomi Sawamoto² and Atsushi Ogura², Toshiro Hiramoto¹

¹Institute of Industrial Science, The University of Tokyo, ²School of Science and Technology, Meiji University

Session 5: Posters

16:50-18:30

16:50 Poster introductions (1 min each)

5-1 **Theoretical Analysis of Quasi-ballistic Hole Transport in Ge and Si Nanowires Focusing on Energy Relaxation Process**

Hajime Tanaka, Jun Suda, and Tsunenobu Kimoto

Department of Electronic Science and Engineering, Kyoto University

5-2 **Impacts of Diameter and Ge content Variation on the Performance of Si_{1-x}Gex p-Channel Gate-All-Around Nanowire Transistors**

Xianle Zhang, Xiaoyan Liu, Longxiang Yin, Gang Du

Institute of Microelectronics, Peking University

5-3 **Improvement of Dual-k spacer for Nanowire-FETs considering Circuit Delay and Electricstatic Controllability**

Hyungwoo Ko¹, Jongsu Kim¹, Dokyun Son¹, Myounggon Kang², and Hyungcheol Shin¹

¹Inter-university Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation

- 5-4 **Analysis on Self Heating Effects in Nanowire FET Considering Effective Thermal Conductivity of BEOL**
Hyunsuk Kim¹, Dokyun Son¹, Ilho Myoung¹, Myounggon Kang², and Hyungcheol Shin¹
¹Department of Electrical Engineering and Computer Science, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation
- 5-5 **Analysis on Extension region in Nanowire FET Considering RC Delay and Electrical Characteristics**
Jongsu Kim¹, Changbeom Woo¹, and Myounggon Kang², and Hyungcheol Shin¹
¹Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation
- 5-6 **Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors**
Chen-Chen Yang, Kang-Ping Peng, Yung-Chen Chen, Horng-Chih Lin, and Pei-Wen Li
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University
- 5-7 **Improved Electrical Characteristics and Reliability of Multi-Stacking PNPJ Junctionless Transistors Using Channel Depletion Effect**
Ming-Huei Lin¹, Yi-Jia Shih¹, Chien Liu², Yu-Chien Chiu¹, Chia-Chi Fan¹, Guan-Lin Liou³, Chun-Hu Cheng³, and Chun-Yen Chang¹
¹Dept. of Electronics Engineering & ²Dept. of Electro-physics, National Chiao Tung University, ³Dept. of Mechatronic Engineering, National Taiwan Normal University
- 5-8 **A Novel Vertical Tunnel FET of Band-to-Band Tunneling Aligned with Gate Electric Field with Averaged SS of 28 mV/decade**
Pao-Chuan Shih¹, Hsien-Chih Huang¹, Chien-An Wang², and Jiun-Yun Li^{1,2,3}
¹Graduate Institute of Electronics Engineering, National Taiwan University, ²Department of Electrical Engineering, National Taiwan University, ³National Nano Device Laboratories

- 5-9 **Impact of Device Design Parameters on V_{DSAT} and Analog Performance of TFETs**
Abhishek Acharya, Sudeb Dasgupta and Bulusu Anand
Microelectronics and VLSI Group, Indian Institute of Technology Roorkee
- 5-10 **Dopant-Segregated Metal Source Tunnel Field-Effect Transistors with Schottky Barrier and Band-to-Band Tunneling**
Chun-Hsing Shih¹, Ting-Shiuan Kang^{1,2}, Yu-Hsuan Chen^{1,2}, Hung-Jin Teng¹, and Nguyen Dang Chien³
¹*Department of Electrical Engineering, National Chi Nan University,*
²*Institute of Electronics Engineering, National Tsing Hua University,*
³*Faculty of Physics, University of Dalat*
- 5-11 **Fabrication of Nano-Wedge Resistive Switching Memory and Analysis on Its Switching Characteristics**
Dong Keun Lee, Sungjun Kim, Min-Hwi Kim, Suhyun Bang, Tae-Hyeon Kim, and Byung-Gook Park
Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University
- 5-12 **Experimental Proof of Resonant Tunneling in MIIS Devices Based on Ultra-Thin High-k Oxides and Intrinsic Quantum Well Formation**
Joel Molina Reyes¹, Hector Manuel Uribe Vargas¹
¹*National Institute for Astrophysics, Optics and Electronics*
- 5-13 **Possibility of Si Resonant Plasma-Wave Transistor as THz detector**
Jong Yul Park¹, and Sung-Ho Kim, and Kyung Rok Kim
¹*Electrical Engineering, Ulsan National Institute of Science and Technology*
- 5-14 **Analysis of Metal gate Work-Function Variation for Vertical Nanoplate FET in 6-T SRAMs**
Kyul Ko¹, Dokyun Son¹, Myounggon Kang², and Hyungcheol Shin¹
¹*Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University,*
²*Department of Electronics Engineering, Korea National University of Transportation*

- 5-15 **Analysis of Parasitic Capacitance and Performance in Gate-All-Around and Tri-Gate Channel Vertical FET**
Youngsoo Seo¹, Myounggon Kang², and Hyungcheol Shin¹
¹Department of Electrical Engineering and Computer Science, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation
- 5-16 **Analysis of Self-Heating Effects in Vertical MOSFETs According to Device Geometry**
Ilho Myeong¹, Dokyun Son¹, Hyunsuk Kim¹, Myounggon Kang² and Hyungcheol Shin¹
¹Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation
- 5-17 **In-depth analysis of self-heating effects in vertical nanoplate-shaped GAAFETs**
Dokyun Son¹, Ilho Myeong¹, Hyunsuk Kim¹, Myounggon Kang² and Hyungcheol Shin¹
¹Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation
- 5-18 **Analysis of RC Delay for High Performance in LFET and VFET**
Changbeom Woo¹, Jongsu Kim¹, and Myounggon Kang², and Hyungcheol Shin¹
¹Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University, ²Department of Electronics Engineering, Korea National University of Transportation
- 5-19 **Gated-Thyristor DRAM Cell with Pillar Channel Structure**
Hyungjin Kim, Min-Woo Kwon, Myung-Hyun Baek, Sungmin Hwang, Sihyun Kim, Taejin Jang, Jeong-Jun Lee, Hyun-Min Kim, Kitae Lee, and Byung-Gook Park
Inter-University Semiconductor Research Center and Department of Electrical and Computer Engineering, Seoul National University

- 5-20 **Parameter Calibration of Drift-Diffusion Model in Quasi-Ballistic Transport Region with Monte Carlo Method**
Lei Shen, Shaoyan Di, Longxiang Yin, Xiaoyan Liu and Gang Du
Institute of Microelectronics, Peking University
- 5-21 **Performance Assessment of a Graphene-Based Ballistic Switch Design**
Shamik Das and Nicolas S. Arango
Emerging Technologies Department, The MITRE Corporation
- 5-22 **A Boosted Common Source Line Program Scheme in Channel Stacked NAND Flash Memory with Layer Selection by Multilevel Operation**
Do-Bin Kim, Dae Woong Kwon, Seunghyun Kim, Sang-Ho Lee and Byung-Gook Park
Inter-university Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering, Seoul National University
- 5-23 **Effects of Nitride Trap Layer Properties on Location of Charge Centroid in Charge-Trap Flash Memory**
Seunghyun Kim¹, Do-Bin Kim¹, Eunseon Yu², Sang-Ho Lee¹, Seongjae Cho², and Byung-Gook Park¹
¹*Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University,*
²*Department of Electronics Engineering, Gachon University*
- 5-24 **Investigation on the RRAM Overshoot Current Suppression with Circuit Simulation**
Suyun Bang, Sungjun Kim, Min-Hwi Kim, Tae-Hyeon Kim, Dong Keun Lee, and Byung-Gook Park
Inter-university Semiconductor Research Center (ISRC) and Department of Electrical Engineering and Computer Engineering, Seoul National University
- 5-25 **A New Operation Scheme to Obtain 3-bit Capacity per Cell in HfO₂ Based RRAM with High Uniformity**
Dongbin Zhu, Xiangxiang Ding, Peng Huang, Zheng Zhou, Xiaolu Ma, Lifeng Liu, Jinfeng Kang, Xing Zhang
Institute of Microelectronics, Peking University

5-26 **Evaluation of Multilevel Memory Capability of ReRAM Using Ta₂O₅ Insulator and Different Electrode Materials**

Yuanlin Li¹, Reon Katsumura¹, Mika Kristian Grönroos¹, Atsushi Tsurumaki-Fukuchi¹, Masashi Arita¹, Hideyuki Andoh², Takashi Morie², and Yasuo Takahashi¹

¹*Graduate School of Information Science and Technology, Hokkaido University,* ²*Graduate School of Life Science and Systems Engineering, Kyushu Institute of Technology*

5-27 **Characterization of Resistive Switching Memory Devices with Tunnel Barrier**

Sungjun Kim¹, Min-Hwi Kim¹, Tae-Hyeon Kim¹, Suhyun Bang¹, Dongkeun Lee¹, Yao-Feng Chang², and Byung-Gook Park¹

¹*Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center (ISRC), Seoul National University,* ²*Microelectronics Research Center, The University of Texas at Austin*

5-28 **Analysis of Two Divided Component of NBTI Framework using TCAD Simulation**

Shinkeun Kim¹, Youngsoo Seo¹, Dokyun Son¹, Myounggon Kang² and Hyungcheol Shin¹

¹*Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University,* ²*Department of Electronics Engineering, Korea National University of Transportation*

5-29 **Comparison of Parasitic Components between LFET and VFET using 3D TCAD**

Minsoo Kim¹, Hyungwoo Ko¹, Myounggon Kang² and Hyungcheol Shin¹

¹*Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University,* ²*Department of Electronics Engineering, Korea National University of Transportation*

- 5-30 **Simulation Study on Temperature Dependence of MOSFET and TFET-based pH-sensitive ISFET**
Sihyun Kim¹, Dae Woong Kwon², Ryoongbin Lee¹, Dae Hwan Kim², and Byung-Gook Park¹
¹Inter-University Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering (ECE), Seoul National University, ²Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, ³School of Electrical Engineering, Kookmin University
- 5-33 **Undoped SiGe FETs With Metal-Insulator-Semiconductor Contacts**
Liang-Yu Chen, Yu-Feng Hsieh and Kuo-Hsing Kao
Department of Electrical Engineering of National Cheng Kung University
- 5-34 **GeSn N-FinFETs and NiGeSn Contact Formation by Phosphorus Implant**
Yen Chuang¹, Hsien-Chih Huang¹, and Jiun-Yun Li^{1,2}
¹Graduate Institute of Electronics Engineering, National Taiwan University, ²National Nano Device Laboratories
- 5-35 **Atom Probe Study of Erbium and Oxygen Co-Implanted Silicon**
Yasuo Shimizu¹, Yuan Tu¹, Ayman Abdelghafar², Maasa Yano², Yudai Suzuki², Takashi Tani², Takahiro Shinada³, Enrico Prati⁴, Michele Celebrano⁵, Marco Finazzi⁵, Lavinia Ghirardini⁵, Koji Inoue , and Yasuyoshi Nagai¹
¹The Oarai Center, Institute for Materials Research, Tohoku University, ²School of Science and Engineering, Waseda University, ³Center for Innovative Integrated Electronic Systems, Tohoku University, ⁴Istituto di Fotonica e Nanotecnologie, Consiglio Nazionale delle Ricerche, ⁵Dipartimento di Fisica, Politecnico di Milano
- 5-36 **Program/Erase Speed and Data Retention Trade-Off in Negative Capacitance Versatile Memory**
Chia-Chi Fan¹, Yu-Chien Chiu¹, Chien Liu², Guan-Lin Liou³, Wen-Wei Lai¹, Yi-Ru Chen¹, Tun-Jen Chang¹, Wan-Hsin Chen², Chun-Hu Cheng³, and Chun-Yen Chang¹
¹Department of Electronics Engineering & ²Department of Electrophysics, National Chiao-Tung University, ³Department of Mechatronic Eng., National Taiwan Normal University

5-37 **Si-on-Insulator Grating Coupler Operating at 2 μm : Device Design, Fabrication, and Characterization**

Shengqiang Xu¹, Xin Guo², Yuan Dong¹, Wei Wang¹, Hong Wang², Xiao Gong¹, and Yee-Chia Yeo¹

¹*Department of Electrical and Computer Engineering, National University of Singapore,* ²*School of Electrical and Electronic Engineering, Nanyang Technological University*

5-38 **Revisiting room-temperature 1.54 μm photoluminescence of ErOx centers in silicon at extremely low concentration**

Enrico Prati¹, Michele Celebrano², Lavinia Ghirardini², Paolo Biagioni², Marco Finazzi², Yasuo Shimizu³, Yuan Tu³, Koji Inoue³, Yasuyoshi Nagai³, Takahiro Shinada⁴, Yuki Chiba⁵, Ayman Abdelghafar⁵, Maasa Yano⁵, Takashi Tanii⁵

¹*Istituto di Fotonica e Nanotecnologie, Consiglio Nazionale delle Ricerche,* ²*Dipartimento di Fisica, Politecnico di Milano,* ³*Institute for Materials Research, Tohoku University,* ⁴*Center for Innovative Integrated Electronic Systems, Tohoku University,* ⁵*School of Science and Engineering, Waseda University*

5-39 **Counter-intuitive Ge/Si/O interactions and Ge/Si symbiosis enable the creation of new classes of exciting nanoelectronic and nanophotonic devices**

C. Y. Hsueh, T. L. Huang, K. P. Peng, M. H. Kuo, H. C. Lin, and Pei-Wen Li
Department of Electronic Engineering, National Chiao Tung University,

5-40 **Different Pixel Patterns of Si-Based Far Infrared Bolometers**

Feng-Renn Juang¹, Wen-Kuan Yeh², Wei-Chih Chen¹ and Ming-Feng Chung¹

¹*Department of Electrical Engineering, National Sun Yat-sen University,* ²*Department of Electrical Engineering, National University of Kaohsiung*

5-41 **Graphene Heat Spreaders for Thermal Management of HBTs**

Wei-Min Tu, and Hsien-Cheng Tseng,
Department of Electronic Engineering, Kun Shan University

5-42 **Implementation of Inhibitory operation in Neuromorphic System**

Jeong-Jun Lee, Min-Woo Kwon, Hyungjin Kim, Sungmin Hwang, and Byung-Gook Park

Electrical and Computer engineering, Seoul National University

5-43 **Dual Gate Positive Feedback Field-Effect Transistor for Low Power Analog Circuit**

Min-Woo Kwon¹, Sungmin Hwang¹, Myung-Hyun Baek¹, Seongjae Cho², and Byung-Gook Park¹

¹*Inter-university Semiconductor Research Center (ISRC) and Department of Electrical and Computer Engineering, Seoul National University,*

²*Department of Electronic Engineering, Gachon University*

5-44 **A 0.9-GHz Fully Integrated 45% PAE Class-E Power Amplifier Fabricated Using a 0.18- μ m CMOS Process for LoRa Applications**

Yu-Ting Tseng¹ and Jeng-Rern Yang²

^{1,2}*Department of Communications Engineering, Yuan Ze University*

5-45 **Ethanol Gas Sensor with Nanotree Arrays by Hydrothermal Method and Wet Etching**

Feng-Renn Juang and Chia-Pin Hsaio

Department of Electrical Engineering, National Sun Yat-sen University

Monday, June 5, 2017

Session 6: Plenary and 3D/heterogeneous integrations

- 8:30 6-1 **[Plenary] Harmonic innovations in Semiconductor Devices and Computer Architectures toward Post “Moore-era”**
Yoshihiro Hayashi
The system device roadmap committee of Japan (SDRJ), Home & MCU Solutions Division, Renesas Electronics Corporation
- 9:00 6-2 **[Invited] More Moore: from device scaling to 3D integration and system-technology co-optimization**
Nadine Collaert
IMEC
- 9:30 6-3 **Positive Bias Temperature Instability of Tunnel Thin-Film Transistor for Applications of System-on-Panel and Three-Dimension Integrated Circuits**
William Cheng-Yu Ma, Hui-Shun Hsu, Che-Yu Jao, Chih-Cheng Fang and Tzu-Han Liao
Department of Electrical Engineering, National Sun Yat-sen University
- 9:50 6-4 **Very large photogain and high photoresponse linearity of Ge-dot photoMOSFETs operating in accumulation-mode for monolithic Si photonics**
Ming-Hao Kuo¹, B. J. Liu², T. L. Huang², H. C. Lin², and Pei-Wen Li^{1,2}
¹*Department of Electrical Engineering, National Central University,*
²*Department of Electronic Engineering, National Chiao Tung University*
- 10:10 Break

Session 7: 2D materials and devices

- 10:20 7-1 **[Invited] 2D Nanoelectronics: From Graphene to Silicene and Beyond**
Deji Akinwande
University of Texas at Austin
- 10:50 7-2 **Graphene-ZnO:N Schottky junction based thin film transistor**
S. Heo, Y.J. Kim, C.H. Kim, S.K. Lee, H.J. Lee, H.J.Hwang, J. Noh, and B.H. Lee
Center for Emerging Electronic Devices and Systems, School of Materials Science and Engineering, Gwangju Institute of Science and Technology

- 11:10 7-3 **Physisorption doping induced multiple dots behavior in graphene nanoconstrictions**
 Takuya Iwasaki¹, Zhongwang Wang¹, Jamie Reynolds², Manoharan Muruganathan¹, and Hiroshi Mizuta¹
¹*School of Materials Science, Japan Advanced Institute of Science and Technology*, ²*Faculty of Physical Sciences and Engineering, Univ. of Southampton*
- 11:30 7-4 **Fermi level modulation at the interface of graphene and metal**
 Y.J. Kim, H.J. Lee, K.E.Chang, C.Cho, S.K.Lee and B.H. Lee
 Center for Emerging Electric Devices and Systems, School of Material Science and Engineering, Gwangju Institute of Science and Technology
- 11:50 7-5 **Enhanced Asymmetry in Monolayer Graphene based Geometric Diodes**
 Vikram Passi¹, Amit Gahoi¹, Max C. Lemme^{1,2}
¹*University of Siegen, School of Science and Technology*, ²*RWTH Aachen University*
- 12:10 7-6 **BEOL compatible WS₂ transistors fully fabricated in a 300 mm pilot line**
 T. Schram, Q. Smets, M.H. Heyne, B. Groven, E. Kunnen, A. Thiam, K. Devriendt, A. Delabie, D. Lin, D. Chiappe, I. Asselberghs, M. Lux, S. Brus, C. Huyghebaert, S. Sayan, A. Juncker*, M. Caymax, I.P. Radu
 IMEC, *COVENTOR
- 12:30 Lunch

Session 8: Architectures for non-von Neumann computing

- 13:45 8-1 **[Invited] Harnessing Si CMOS Technology for Quantum Information**
 L. Hutin¹, B. Bertrand¹, R. Maurand², M. Urdampilleta³, B. Jadot³, H. Bohuslavskyi^{1,2}, L. Bourdet², Y.-M. Niquet², X. Jehl², S. Barraud¹, C. Bäuerle³, T. Meunier³, M. Sanquer², S. De Franceschi², M. Vinet¹
¹*CEA, LETI*, ²*CEA INAC-PHELIQS*, ³*Institut Néel*
- 14:15 8-2 **28nm Fully-Depleted SOI Technology: Cryogenic Control Electronics for Quantum Computing**
 H. Bohuslavskyi^{1,2}, S. Barraud¹, M. Cassé¹, V. Barra¹, B. Bertrand¹, L. Hutin¹, F. Arnaud³, P. Galy³, M. Sanquer², S. De Franceschi², and M. Vinet¹
¹*CEA, LETI*, ²*CEA, INAC-PHELIQS*, ³*STMicroelectronics*

- 14:35 8-3 **RRAM Based Convolutional Neural Networks for High Accuracy Pattern Recognition and Online Learning Tasks**
Z. Dong, Z. Zhou, Z.F. Li, C. Liu, Y.N. Jiang, P. Huang, L.F. Liu, X.Y. Liu, J.F. Kang
Institute of Microelectronics, Peking University
- 14:55 8-4 **RRAM-based Pattern Recognition System with Locally Inhibited Post-neurons**
Zheng Zhou, Peng Huang, Yuning Jiang, Zhe Chen, Chen Liu, Lifeng Liu, Xiaoyan Liu and Jinfeng Kang
Institute of Microelectronics, Peking University
- 15:15 8-5 **Investigation on the V_{dd} Scaling Limit of Stochastic Computing Circuits based on FinFET Technology**
Xiaobo Jiang, Runsheng Wang, Shaofeng Guo, Ru Huang
Institute of Microelectronics, Peking University
- 15:35 8-6 **Design of Majority Logic Gate for Single-Dopant Device**
Takahide Oya¹ and Takahiro Shinada²
¹*Graduate School of Engineering, Yokohama National University,*
²*Center for Innovative Integrated Electronics System, Tohoku University*
- 15:55 Break

Session 9: Panel Session

16:10-17:40

Topics: **Reinvent silicon device for next generation computing**

Moderator: Masaharu Kobayashi, *University of Tokyo*

Panelists: Nadine Collaert, *IMEC*

Deji Akinwande, *University of Texas at Austin*

Akira Fujiwara, *NTT Basic Research Laboratories*

Louis Hutin, *LETI*

Heike Riel, *IBM Zurich*

17:40 **Closing remarks**