

2019 Silicon Nanoelectronics Workshop

June 9 – 10, 2019
Rihga Royal Hotel Kyoto, Kyoto, Japan

Table of contents

Sunday, June 9, 2019

8:30 **Opening Remarks**
Takahiro Shinada, *Tohoku University*

Session 1: Plenary

Session Chair: Takahiro Shinada, *Tohoku University*

8:40 1-1 **[Plenary] Atomic qubits in silicon**
Michelle Y. Simmons
University of New South Wales

9:10 1-2 **[Plenary] Ultra-Low Power Brain-Inspired Processors and Neuromorphic Processors with CMOS/MTJ Hybrid technology**
Tetsuo Endoh
Tohoku University

Session 2: Ge Devices and Integration Technologies

Session Chair: Byung-Gook Park, *Seoul National University*

9:40 2-1 **The GAAFETs with Five Stacked Ge Nano-sheets Made by 2D Ge/Si Multilayer Epitaxy, Excellent Selective Etching, and Conformal Monolayer Doping**
Chun-Lin Chu¹, Guang-Li Luo¹, Kehuey Wu¹, Shih-Hong Chen¹, Chien-Chung Hsu², Bo-Yuan Chen¹, Kun-Lin Lin¹, Wen-Fa Wu¹, Wen-Kuan Yeh¹
¹Taiwan Semiconductor Research Institute, ²National Tsing Hua University

10:00 2-2 **Study of Twin Ge FinFET Structure Non-volatile Memory**
Chien Chang Li¹, Mu Shih Yeh², Yao Jen Lee², Yung Chun Wu¹
¹National Tsing Hua University, ²Taiwan Semiconductor Research Institute

10:20 2-3 **Germanium Layer Transfer with Low Temperature Direct Bonding and Epitaxial Lift-off Technique for Ge-based monolithic 3D integration**
Tatsuro Maeda, Hiroyuki Ishii, Wen Hsin Chang, Toshifumi Irisawa, Yuichi Kurashima, Hideki Takagi, Noriyuki Uchida
National Institute of Advanced Science and Technology

10:40 Break

Session 3: Neural Systems, New Computing and Modeling

Session Chair: Takahide Oya, *Yokohama National University*

- 11:00 3-1 **[Invited] Temporal feature analysis in brain-inspired neural systems**
Tomoki Fukai^{1,2} and Toshitake Asabuki³
¹Okinawa Institute of Science and Technology, ²RIKEN, ³The University of Tokyo
- 11:30 3-2 **An Improved Hardware Acceleration Architecture of Binary Neural Network with 1T1R Array Based Forward/Backward Propagation Module**
Yizhou Zhang, Zheng Zhou, Peng Huang, Mengqi Fan, Runze Han, Wensheng Shen, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang
Peking University
- 11:50 3-3 **A Parallel Bitstream Generator for Stochastic Computing**
Yawen Zhang, Runsheng Wang, Xinyue Zhang, Zherui Zhang, Jiahao Song, Zuodong Zhang, Yuan Wang, Ru Huang
Peking University
- 12:10 3-4 **New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework**
Zhe Zhang¹, Runsheng Wang¹, Cheng Chen¹, Qianqian Huang¹, Yangyuan Wang¹, Cheng Hu², Dehuang Wu², Joddy Wang², Yangyuan Wang¹
¹Peking University, ²Synopsys

12:30 Lunch

Session 4: Energy Efficient Electronics and Memory

Session Chair: Steve Chung, *National Chiao Tung University*

- 14:00 4-1 **[Invited] Energy Efficient Nanoelectronics**
An Chen
IBM Research
- 14:30 4-2 **Characterization of Chalcogenide Selectors for Crossbar Switch Used in Nonvolatile FPGA**
Hideaki Numata¹, Naoki Banno¹, Koichiro Okamoto¹, Noriyuki Iguchi¹, Hiromitsu Hada¹, Masanori Hashimoto², Tadahiko Sugibayashi¹, Toshitsugu Sakamoto¹, Munehiro Tada¹
¹NEC Corp, ²Osaka University
- 14:50 4-3 **Switching Current of Ta₂O₅ Based Resistive Analog Memories**
Yuanlin Li¹, Atsushi Tsurumaki-Fukuchi¹, Masashi Arita¹, Yasuo Takahashi¹, Takashi Morie²

¹Hokkaido University, ²Kyushu Institute of Technology

15:10 4-4 **Application of Extreme Value Theory to Statistical Analyses of Worst Case SRAM Data Retention Voltage**

Tomoko Mizutani, Kiyoshi Takeuchi, Takuya Saraya, Masaharu Kobayashi, Toshiro Hiramoto

The University of Tokyo

15:30 Break

Session 5: 3D NAND

Session Chair: Jiezhi Chen, *Shangdong University*

15:45 5-1 **Effect of Device Scaling on Lateral Migration Mechanism of Electrons in V-NAND**

Changbeom Woo, Shinkeun Kim, Jaeyeol Park, Hyungcheol Shin

Seoul National University

16:05 5-2 **Error Correction for Read-hot Data in 3D-TLC NAND Flash by Read-disturb Modeled Artificial Neural Network Coupled LDPC ECC**

Daiki Kojima, Toshiki Nakamura, Ken Takeuchi

University of Chuo

16:25 5-3 **Less Reliable Page Error Reduction for 3D-TLC NAND Flash Memories with Data Overhead Reduction by 40% and Data-retention Time Increase by 5.0x**

Kyosuke Maeda, Kyoji Mizoguchi, Ken Takeuchi

University of Chuo

Session 6: Posters

16:45-18:30

Session Co-Chairs: Katsuhiko Tomioka, *Hokkaido University*, Toshifumi Irisawa, *AIST*

16:45 Short oral presentation (1 min each)

6-1 **Impacts of Remote Coulomb Scattering on Hole Mobility in Si p-MOSFETs at Cryogenic Temperatures**

Xianle le Zhang, Pengying Chang, Gang Du, Xiaoyan Liu

Institute of Microelectronics, Peking University

6-2 **Structural Design of T-gate, Air-spacer Poly-Si TFTs for RF applications**

Yu-An Huang, Yu-Hsiang Yeh, Horng-Chih Lin, Pei-Wen Li

National Chiao Tung University

6-3 **Short-channel Effects and Sub-Surface Behavior in Bulk MOSFETs and Nanoscale DG-SOI- MOSFETs: A TCAD Investigation**

Aditya Sankar Medury, Harshit Kansal

Indian Institute of Science Education and Research Bhopal

- 6-4 **Investigation of Ferroelectric Granularity for Double-Gate Negative-Capacitance FETs Considering Position and Number Fluctuations**
Che-Lun Fan, Kuei-Yang Tseng, You-Sheng Liu, Pin Su
National Chiao Tung University
- 6-5 **Characterization and Analysis of 5 nm-thick $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ for Negative Capacitance FinFET**
Pin-Jui Chen¹, Meng-Ju Tsai¹, Fu-Ju Hou², Yung-Chun Wu¹
¹*National Tsing Hua University*, ²*Taiwan Semiconductor Research Institute*
- 6-6 **Reduced RTN Amplitude and Single Trap induced Variation for Ferroelectric FinFET by Substrate Doping Optimization**
Zih-Tang Lin, Vita Pi-Ho Hu
University of National Central
- 6-7 **Negative Capacitance in Short-Channel Tunnel Field-Effect Transistors** Hung-Jin Teng^{1,2}, Yu-Hsuan Chen^{1,2}, Nguyen Dang Chien³, Chun-Hsing Shih¹
¹*National Chi Nan University*, ²*National Tsing Hua University*, ³*Dalat University*
- 6-8 **Elastic Response of 10-nm Insulator Films Measured by Dynamic Indentation for Nano-scale Electron Device Fabrication**
Leonid Bolotov, Noriyuki Uchida, Wen Hsin Chang, Tatsuro Maeda, Shinji Migita
National Institute of Advanced Industrial Science and Technology
- 6-9 **ON Current Enhancement by Gate Controlled Strain in The InAs n-Type Piezoelectric Tunnel FETs**
Yuxiong Long¹, Jun Z Huang², Zhongming Wei¹, Jun-Wei Luo¹, Xiangwei Jiang¹
¹*Institute of Semiconductors, CAS*, ²*MaxLinear Inc.*
- 6-10 **Ge Condensation Process for High ON/OFF Ratio of SiGe Gate-All-Around Nanowire Tunnel Field-Effect Transistor**
Ryoongbin Lee¹, Junil Lee¹, Sangwan Kim², Kitae Lee¹, Sihyun Kim¹, Soyoun Kim¹, Yunho Choi¹, Byung-Gook Park¹
¹*Seoul National University*, ²*Ajou University*
- 6-11 **Effect of Fluorine Incorporation with $\text{HfO}_2/\text{Ti-GeO}_x$ gate stack on p-Germanium Substrate through CF_4 plasma treatment**
Yi He Tsai¹, Chen Han Chou¹, Wen Kuan Yeh², Yu Hsien Lin³, Fu Hsiang Ko¹, Chao Hsin Chien¹
¹*University of National Chiao Tung*, ²*Institute of Taiwan Semiconductor Research*, ³*University of National United*
- 6-12 **Feasibility of Ge double quantum dots with high symmetry and tunability in size and inter-dot spacing**
Kang-Ping Peng, Tsung-Lin Huang, Thomas George, Horng-Chih Lin, Pei-WEN Li Li
National Chiao Tung University

- 6-13 **The Preliminary Investigation of Octrafluorocyclobutane Plasma Jet Etching of Crystalline Silicon**
Chun Huang, Wei-Ting Liu, Wei-Lun Li, Li-Ko Huang, Yi-An Chen
Yuan Ze University
- 6-14 **Metallic Source/Drain Ge-Based Charge-Trapping Memory Cells**
Yu-Hsuan Chen^{1,2}, Chun-Hsing Shih¹, Hung-Jin Teng^{1,2}, Chenhsin Lien²
¹National Chi Nan University, ²National Tsing Hua University
- 6-15 **Modeling of Lateral Migration Mechanism of Holes in 3D NAND Flash Memory Charge Trap Layer during Retention Operation**
Jaeyeol park, Hyungcheol Shin
Seoul National University
- 6-16 **Prediction of Characteristics of Future Scaled 3D NAND Flash Memory by Using TCAD and SPICE**
Minsoo Kim, Hyungcheol Shin
Seoul National University
- 6-17 **Improved Gradual Reset Phenomenon in SiN_x-based RRAM by Diode-Connected Structure**
Min-Hwi Kim¹, Suhyun Bang¹, Tae-Hyeon Kim¹, Dong Keun Lee¹, Sungjun Kim², Seongjae Cho³, Byung-Gook Park¹
¹Seoul National University, ²Chungbuk National University, ³Gachon University
- 6-18 **Effect of TiO Film Thickness on Resistive Switching Behavior of TiN/TiO_x/HfO₂/Pt RRAM Device**
Xiangxiang Ding, Lifeng Liu, Yulin Feng, Peng Huang
Peking University
- 6-19 **Comparison of switching characteristics of HfO_x RRAM device with different switching layer thicknesses**
Dong Keun Lee¹, Min-Hwi Kim¹, Suhyun Bang¹, Tae-Hyeon Kim¹, Yeon-Joon Choi¹, Sungjun Kim², Seongjae Cho³, Byung-Gook Park¹
¹Seoul National University, ²Chungbuk National University, ³Gachon University
- 6-20 **Charge Effects on Semiconductor-Metal Phase Transition in Mono-layer MoTe₂**
Jixuan Wu^{1,2}, Xiaolei Ma^{1,2}, Jiezhi Chen¹, Xiangwei Jiang²
¹Shandong University, ²Chinese Academy of Science
- 6-21 **Design of learning circuit for single-electron neural networks**
Masaki Ueno, Takahide Oya
Yokohama National University

- 6-22 **Thermal-noise-harnessing single-electron memory pair circuit and its application to full adder circuit with simple structure**
Risa Kaide, Takahide Oya
Yokohama National University
- 6-23 **Design of multi-layer single-electron information-processing circuit mimicking behavior of bubble film for solving nonlinear problem**
Nobuhiko Kurata, Takahide Oya
Yokohama National University
- 6-24 **Single-electron Information-processing Circuit Mimicking Behavior of Fish Shoals**
Hideto Yamashita, Takahide Oya
Yokohama National University
- 6-25 **A Systematic Model Parameter Extraction using Differential Evolution Searching**
Jeesoo Chang, Min-Hye Oh¹, Byung-Gook Park
Seoul National University
- 6-26 **Resonant Photocurrent at 1550 nm in an Erbium Low-Doped Silicon Transistor at Room Temperature**
Enrico Prati¹, Michele Celebrano², Lavinia Ghirardini², Marco Finazzi², Giorgio Ferrari², Takahiro Shinada³, Keinan Gi⁴, Yuki Chiba⁴, Ayman Abdelghafar⁴, Maasa Yano⁴, Takashi Tani⁴
¹Consiglio Nazionale delle Ricerche, ²Politecnico di Milano, ³Tohoku University, ⁴Waseda University
- 6-27 **Evaluation of Photosensitive Performance of Different Structured UTBB MOSFET**
Liqiao Liu, Xiaoyan Liu, Gang Du
Peking University
- 6-28 **Potential of Nano-scale Optical Rotor Based on a pn-Junction Wire** Yasuhisa Omura
Kansai University

Monday, June 10, 2019

Session 7: 2D materials

Session Chair: Iuliana Radu, *IMEC*

- 8:30 7-1 **[Invited] 3D Heterogeneous Integration with 2D Materials**
Eric Pop, Connor McClellan, Connor Bailey, Isha Datye, Alexander Gabourie, Ryan Grady, Kirstin Schauble, and Sam Vaziri
Stanford University
- 9:00 7-2 **Comparative study of high-k dielectric on MoS₂ deposited by plasma enhanced ALD**
Wenhsin Chang¹, Naoya Okada¹, Hidehiro Asai¹, Koichi Fukuda¹, Mitsuhiro Okada¹, Takahiko Endo², Yasumitsu Miyata², Toshifumi Irisawa¹
¹*National Institute of Advanced Science and Technology*, ²*Tokyo Metropolitan University*
- 9:20 7-3 **Atomistic Study of Transport Characteristics in Sub-1nm Ultra-narrow Molybdenum Disulfide (MoS₂) Nanoribbon Field Effect Transistors**
Fei Wang^{1,2}, Xiaolei Ma^{1,2}, Jixuan Wu^{1,2}, Jiezhi Chen¹, Xiangwei Jiang²
¹*Shandong University*, ²*Chinese Academy of Science*
- 9:40 7-4 **Subthreshold Degradation of 2D material Junctionless FETs -Impact of Fringe Field from Source/Drain Electrodes through Insulator-**
Hidehiro Asai, Wen Hsin Chang, Naoya Okada, Koichi Fukuda, Toshifumi Irisawa
National Institute of Advanced Industrial Science and Technology
- 10:00 Break

Session 8: Ferroelectric FETs

Session Chair: Masaharu Kobayashi, *The University of Tokyo*

- 10:20 8-1 **Experimental Demonstration of Performance Enhancement of MFMIS and MFIS for 5-nm × 12.5-nm Poly-Si Nanowire Gate-All-Around Negative Capacitance FETs Featuring Seed-Layer and PMA-Free Process**
Shen-Yang Lee, Han-Wei Chen, Chiuan-Huei Shen, Po-Yi Kuo, Chun-Chih Chung, Yu-En Huang, Hsin-Yu Chen, Tien-Sheng Chao
National Chiao Tung University
- 10:40 8-2 **Study of Germanium Nanosheet Channel with Negative Capacitance Field-Effect-Transistor**
Yu Ning Chen¹, Fu Ju Hou², Chun Jung Su², Yung Chun Wu¹
¹*National Tsing Hua University*, ²*Taiwan Semiconductor Research Institute*
- 11:00 8-3 **Atomic-level Analysis by Synchrotron Radiation and Characterization of 2 nm, 3 nm, and 5 nm-thick Hf_{0.5}Zr_{0.5}O₂ Negative Capacitance FinFET**

Meng-Ju Tsai¹, Pin-Jui Chen¹, Po-Yang Peng², Fu-Ju Hou³, Yung-Chun Wu¹
¹*National Tsing Hua University*, ²*National Synchrotron Radiation Research Center*,
³*Taiwan Semiconductor Research Institute*

11:20 8-4 **The Understanding of Gate Capacitance Matching on Achieving a High Performance NC MOSFET with Sufficient Mobility**

C. K. Chiang¹, P. Hsuan¹, Y. C. Luo¹, F. L. Li², E. R. Hsieh¹, C. H. Liu², Steve Chung¹
¹*National Chiao Tung University*, ²*National Taiwan Normal University*

11:40 8-5 **Evaluation of Analog Circuit Performance for Ferroelectric SOI MOSFETs considering Interface Trap Charges and Gate Length Variations**

Yi-Chun Lu, Vita Pi-Ho Hu
University of National Central

12:00 Lunch

Session 9: Quantum Computing and Quantum Dots

Session Chair: Louis Hutin, *Leti*

13:30 9-1 **[Invited] Moving Spins from Lab to Fab: A Silicon-Based Platform for Quantum Computing Device Technologies**

Bogdan Govoreanu
IMEC

14:00 9-2 **Simultaneous operation of singlet-triplet qubits**

Federico Fedele, Anasua Chatterjee, Ferdinand Kuemmeth
University of Copenhagen

14:20 9-3 **Characterization of top-gated Si/SiGe devices for spin qubit applications**

Fabio Ansaloni, Christian Volk, Anasua Chatterjee, Ferdinand Kuemmeth
University of Copenhagen

14:40 9-4 **Dopant-Induced Terahertz Resonance of a Dopant-Rich Silicon Quantum Dot**

Takuya Okamoto^{1,2}, Naoki Fujimura^{1,2}, Tetsuo Kodera², Yukio Kawano^{1,2}
¹*FIRST, Tokyo Institute of Technology*, ²*Dept. of E.E., Tokyo Institute of Technology*

15:00 9-5 **Si Surface Orientation Dependence of SiC Nano-Dot Formation in Hot-C Ion Implanted Bulk-Si Substrate**

Tomohisa Mizuno¹, Masaki Yamamoto¹, Takashi Aoki¹, Toshiyuki Sameshima²
¹*Kanagawa University*, ²*Tokyo University of Agriculture and Technology*

15:20 Break

Session 10: SOI-Based Novel Devices and RTN

Session Chair: Daniel Moraru, *Shizuoka University*

- 15:35 10-1 **Si Electron Nano-Aspirator towards Emerging Hydro-Electronics**
Manjakavahoaka Razanoelina¹, Himma Firdaus², Yasuo Takahashi³,
Akira Fujiwara⁴, Yukinori Ono^{1,2}
*¹Res. Inst. of Electronics, Shizuoka University, ²Graduate School of Sci.
and Tech., Shizuoka University, ³Hokkaido University, ⁴NTT Basic
Research Laboratory*
- 15:55 10-2 **Comparative Study on 1-THz Antenna-Coupled Bolometer with
Various SOI-CMOS based Temperature Sensors: MOSFET, Diode,
Resistor and Thermocouple**
Durgadevi Elamaran¹, Takeo Ueta², Hiroaki Satoh^{2,3}, Norihisa
Hiromoto^{1,2}, Hiroshi Inokawa^{1,3}
*¹Graduate School of Science and Technology, Shizuoka University,
²Graduated School of Integrated Science and Technology, Shizuoka
University, ³Research Institute of Electronics, Shizuoka University*
- 16:15 10-3 **Directivity of SOI Photodiode with Gold Surface Plasmon Antenna**
Anitharaj Nagarajan¹, Shusuke Hara¹, Hiroaki Satoh¹, Aruna Priya
Panchanathan², Hiroshi Inokawa¹
¹Shizuoka University, ²SRMIST
- 16:35 10-4 **Characterization of Four-Level Random Telegraph Noise in a Gate-All-
Around Poly-Si Nanowire Transistor**
You-Tai Chang, Pei-Wen Li, Horng-Chih Lin
National Chiao Tung University
- 16:55 10-5 **From Gate Oxide Characterization to TCAD Predictions: Exploring
Impact of Defects Across Technologies**
Gerhard Rzepa, Franz Schanovsky, Markus Karner
Global TCAD Solutions GmbH
- 17:15 **Closing Remarks**